Cristian Ciocaltea c4b09c5620 phy: phy-rockchip-samsung-hdptx: Add clock provider support ... The HDMI PHY PLL can be used as an alternative dclk source to RK3588 SoC CRU. It provides more accurate clock rates required by VOP2 to improve existing support for display modes handling, which is known to be problematic when dealing with non-integer refresh rates, among others. It is worth noting this only works for HDMI 2.0 or below, e.g. cannot be used to support HDMI 2.1 4K@120Hz mode. Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com> Link: https://lore.kernel.org/r/20240620-rk3588-hdmiphy-clkprov-v2-4-6a2d2164e508@collabora.com Signed-off-by: Vinod Koul <vkoul@kernel.org>		2024-08-05 21:43:15 +05:30
..
Kconfig	phy: phy-rockchip-samsung-hdptx: Select CONFIG_MFD_SYSCON	2024-07-02 18:41:00 +05:30
Makefile	phy: rockchip: add usbdp combo phy driver	2024-04-12 16:59:26 +05:30
phy-rockchip-dp.c
phy-rockchip-dphy-rx0.c
phy-rockchip-emmc.c
phy-rockchip-inno-csidphy.c
phy-rockchip-inno-dsidphy.c
phy-rockchip-inno-hdmi.c
phy-rockchip-inno-usb2.c
phy-rockchip-naneng-combphy.c	Merge branch 'fixes' into next	2024-04-12 15:01:28 +05:30
phy-rockchip-pcie.c
phy-rockchip-samsung-hdptx.c	phy: phy-rockchip-samsung-hdptx: Add clock provider support	2024-08-05 21:43:15 +05:30
phy-rockchip-snps-pcie3.c	phy: rockchip-snps-pcie3: add support for rockchip,rx-common-refclk-mode	2024-04-13 11:36:15 +05:30
phy-rockchip-typec.c
phy-rockchip-usb.c
phy-rockchip-usbdp.c	phy: rockchip: usbdp: fix uninitialized variable	2024-04-17 19:58:11 +05:30