Eugen Hristev 9d5a3451e8 media: dt-bindings: media: microchip,xisc: add bus-width of 14 ... The Microchip XISC supports a bus width of 14 bits. Add it to the supported bus widths. Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl> Signed-off-by: Mauro Carvalho Chehab <mchehab@kernel.org>		2022-05-13 11:02:21 +02:00
..
ABI
accounting
admin-guide	media: docs: Fix vimc default pipeline graph	2022-04-24 08:49:35 +01:00
arc
arm
arm64
block
bpf
cdrom
core-api
cpu-freq
crypto
dev-tools
devicetree	media: dt-bindings: media: microchip,xisc: add bus-width of 14	2022-05-13 11:02:21 +02:00
doc-guide
driver-api	media: Documentation: add documentation about subdev state	2022-04-24 08:24:07 +01:00
fault-injection
fb
features
filesystems
firmware-guide
firmware_class
fpga
gpu
hid
hwmon
i2c
ia64
ide
iio
infiniband
input
isdn
kbuild
kernel-hacking
leds
litmus-tests
livepatch
locking
m68k
maintainer
mhi
mips
misc-devices
netlabel
networking
nios2
nvdimm
openrisc
parisc
PCI
pcmcia
peci
power
powerpc
process
RCU
riscv
s390
scheduler
scsi
security
sh
sound
sparc
sphinx
sphinx-static
spi
staging
target
timers
tools
trace
translations
tty
usb
userspace-api	media: Documentation/media: Remove incorrect statement	2022-05-13 11:02:20 +02:00
virt
vm
w1
watchdog
x86
xtensa
.gitignore
arch.rst
asm-annotations.rst
atomic_bitops.txt
atomic_t.txt
Changes
CodingStyle
conf.py
COPYING-logo
docutils.conf
dontdiff
index.rst
Kconfig
logo.gif
Makefile
memory-barriers.txt
SubmittingPatches
watch_queue.rst