mirrors/serenity
1
0
Fork 0
mirror of https://github.com/SerenityOS/serenity.git synced 2025-01-22 17:31:58 -05:00
Code Issues Projects Releases Packages Wiki Activity

Kernel/riscv64: Don't flush the entire TLB in Processor::flush_tlb_local

Browse source
This commit is contained in:
Sönke Holz 2024-04-21 12:52:25 +02:00 committed by Andrew Kaster
parent cf92efc497
commit c57e39d52b
1 changed files with 13 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
Kernel/Arch/riscv64/Processor.cpp
View file

@ -137,10 +137,19 @@ template<typename T>
}
template<typename T>
void ProcessorBase<T>::flush_tlb_local(VirtualAddress, size_t)
void ProcessorBase<T>::flush_tlb_local(VirtualAddress vaddr, size_t page_count)
{
// FIXME: Don't flush all pages
flush_entire_tlb_local();
auto addr = vaddr.get();
while (page_count > 0) {
// clang-format off
asm volatile("sfence.vma %0"
:
: "r"(addr)
: "memory");
// clang-format on
addr += PAGE_SIZE;
page_count--;
}
}
template<typename T>
@ -152,6 +161,7 @@ void ProcessorBase<T>::flush_entire_tlb_local()
template<typename T>
void ProcessorBase<T>::flush_tlb(Memory::PageDirectory const*, VirtualAddress vaddr, size_t page_count)
{
// FIXME: Use the SBI RFENCE extension to flush the TLB of other harts when we support SMP on riscv64.
flush_tlb_local(vaddr, page_count);
}